

The Enhanced Graphics Instruction Set.

1. STA Immediate

WILMA HAS TO REMEMBER THAT CHAIN IS ON/OFF

1ST BYTE 0 0 T T T T T T

Unchained

0 1 T T T T T T

chained

2ND BYTE D D D D D D D D

Data

2. Load/operate Immediate Indirect

1ST Byte 1 0 0 | ^{OP CODE TO SUBS} C C 9 P P P

unchained

2ND Byte X X X X X X X X

chained
dummy data

3. STA Indirect

1ST Byte 1 1 T T T T T T

2ND Byte

0 0 0 X X P P P

0 0 1 X X P P P

0 1 0 X X P P P

0 1 1 X X P P P

1 0 0 X X P P P

1 0 1 X X P P P

1 1 0 X X P P P

1 1 1 X X P P P

bit 7 = TRANSPOSE

C = substitute opcode

bit 6 = nibble swap

P = pointer

bits 5 = chain

D = DATA

T = TIA ADDRESS

The Enhanced Graphics Instruction Set.

1. STA Immediate TIA+\$40

1ST BYTE	0 0 T T T T T T	UNchained
	0 1 T T T T T T	chained
2ND BYTE	D D D D D D D D	Data

2. Load/Operate Immediate Indirect

1ST Byte	1 0 0 C C %P P P	unChained
2ND Byte	1 0 1 C C %P P P	chained
	X X X X X X X X	dummy data

3. STA Indirect

1ST Byte L 1 T T T T T T

2ND Byte

0 0 0 X X P P P
 0 0 1 X X P P P
 0 1 0 X X P P P
 ● 1 1 X X P P P
 1 0 0 X X P P P
 1 0 1 X X P P P
 1 1 0 X X P P P
 1 1 1 X X P P P

bit 7 = TRANSPOSE

bit 6 = nibble swap

bit 5 = chain


C = substitute opcode


P = pointer

D = DATA

T = TIA ADDRESS

Pebbles






THIS IS THE BONDING DIAGRAM
 NO. _____ FORMS A PART OF
 AND WILL BE USED
 IN PLACE OF CATCHING R/B NO. _____

SCALE: 20X


ORIGINATOR: 10
 CUSTOMER: PVI
 DEVICE TYPE: _____
 PACKAGE TYPE: 28 Leads Plastic
 DIE SIZE: 118 X 101 ~
 PAD SIZE: 150 X 150

APPROVAL: _____
 ENG: [Signature]
 OP: _____
 QA: _____
 EFF DATE: 1/5/81


MAX CLOCK
 MAX ADDR SETUP
 MAX DATA SETUP




MAX CLOCK
 MAX ADDR
 TYP DATA




MAX CLOCK
 TYP ADDR
 MAX DATA



MAX CLOCK
 TYP ADDR
 TYP DATA




THIS IS THE TIMING:



~~200ns~~

CYCLE IN VCS IS BURST/3 = $1.19 \mu s$
 = 838.09 ns cycle time


2MHz
6507?



THE LINK CIRCUIT MUST GUARANTEE THAT THE DATA STROBE OCCURS WITHIN THE DATA VALID WINDOW


- 1.) ADDRESS CAN BE VALID ANYWHERE FROM ~~0~~^{30ns} TO 300ns INTO CYCLE. (typ 100ns)
- 2.) ● RISING EDGE OF ϕ_2 CAN FALL ANYWHERE FROM 379ns TO 409ns INTO CYCLE
- 3.) DATA VALID CAN OCCUR ANYWHERE FROM 0 TO 200ns AFTER RISING EDGE OF ϕ_2 (typ 150)

∴ DATA CAN BE VALID ^{STARTING} ANYWHERE FROM 379ns TO 609ns INTO CYCLE



135

100 min data valid



VALID ADDRESS CAN OCCUR

AS CLOSE AS 79 ns to ϕ_2 RISING EDGE
OR AS FAR AS 379 to ϕ_2 RISING EDGE

\therefore VALID ADDRESS CAN OCCUR

AS CLOSE AS 309 ns to ~~known~~ known valid data
OR AS FAR AS 579 ns to known valid data

259 ns window

IF YOU PICK 579 ns and system is ^{worst} ~~best~~ case

YOUR DATA STROBE WILL OCCUR 879 ns AFTER START OF CYCLE
WHICH IS OUTSIDE OF A ^{KNOWN} DATA VALID WINDOW (by 10ns)

IF YOU PICK 309 ns and system is best case


YOUR DATA STROBE WILL OCCUR 339 ns AFTER START OF
CYCLE WHICH IS OUTSIDE OF KNOWN DATA VALID WINDOW
~~by~~ (by 270 ns).

WITH 550 ns O.S.

1. - Typical case ($T_{ADS} = 100$, $T_{MDS} = 150$)
2. - WORST CASE (UNREALISTIC)
3. - BEST CASE (UNREALISTIC)
4. - WORST CASE TRACKING
5. - BEST CASE TRACKING

If o.s. is 550 ns
typ case is

If typical case is used,




O.S. = 469 ns TO START OF DATA VALID



TRIGGER OFF ADDR DECODE AND WAIT
619 ns

You WANT A NUMBER YOU CAN ADD TO 300 and
get less than ~~or equal~~ to 868
and which you can add to 30 and get
greater than ~~or equal~~ to 609

$$\left[\begin{array}{l} 609 < A + 300 < 868 \\ 609 < A + 30 < 868 \end{array} \right]$$





I need 10 ns!!







USING THE FACT THAT ADDRESS AND DATA TRACK EACH OTHER:
 IF ADDRESS ^{TDS} IS 300 ns DATA IS PROBABLY 200 $\therefore 609 < 300 + A < 868$
 IF ADDRESS IS 30 ^{TDS} DATA IS PROBABLY 100 \therefore ~~212~~
~~609~~ $< 30 + A < 868$
 509

~~SET~~ SET STROBE FOR 500 ns





FRODOCHIP BLOCK DIAGRAM



AC CHARACTERISTICS ($T_a = 0^\circ\text{C}$ to 70°C , $V_{dd} = +5 \pm 10\%$ Volts)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
T_{cyc}	Clock Cycle Time	40	—	1.0	μS
T_{ch}	Clock High Width	400	500	600	nS
T_r, T_f	Rise/Fall Time	—	—	50	nS
T_{ov}	Input to Output Valid Delay	—	—	150	nS
T_{oh}	Output Hold Time	30	—	150	nS
T_{iv}^*	Input to IR Strobe Delay	530	560	590	nS
T_{iw}^+	IR Strobe Width	600	—	1200	nS
T_{res}^+	RES Pulse Width	8	—	—	nS

* Measured with $R_{ext} = \pm 1.0\%$

+ Measured with $\phi_2 = 1.0$ MHz


All outputs measured driving one TTL load and 100 pf.

DC CHARACTERISTICS (Ta= 0°C to 70°C, Vdd= +5 ±10% Volts)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
Vil	Input Low Voltage	—	—	0.8	V
Vih	Input High Voltage	2.0	—	—	V
Ild	Input Load Current	—	—	10	µA
Vol	Output Low Voltage	V _{SS}	—	0.4	V
Voh	Output High Voltage	2.4	—	V _{DD}	V
Iol	Output Low Current (Sinking)	1.6	—	—	mA
Ioh	Output High Current (Sourcing)	200	—	—	µA
Idd	Supply Current	—	—	50	mA
Cp	Input/Output Capacitance	—	—	10	pf

1 -	01	Vdd	- 28
2 -	02	I13	- 27
3 -	03	I12	- 26
4 -	04	I11	- 25
5 -	05	I10	- 24
6 -	06	I9	- 23
7 -	07	I8	- 22
8 -	08	I7	- 21
9 -	09	I6	- 20
10 -	Rext	I5	- 19
11 -	RES	I4	- 18
12 -	IR	I3	- 17
13 -	02	I2	- 16
14 -	Vss	I1	- 15


FRODOCHIP PIN CONFIGURATION



FRODOCHIP BLOCK DIAGRAM

DC CHARACTERISTICS (V_{CC} = 0 to 7V, I_{CC} = 100-150 μA, V_{OL} = 150 mV)

PARAMETER	MIN	TYP	MAX	UNITS
V _{IL}				V
V _{IH}				V
I _{IL}				μA
V _{OL}				V
V _{OH}				V
I _{OL}				mA
I _{OH}				mA
I _{DD}				μA
C _p				pF





AC CHARACTERISTICS ($T_a = 0^\circ\text{C}$ to 70°C , $V_{dd} = +5 \pm 10\%$ Volts)


SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
T_{cyc}	Clock Cycle Time				μS
T_{ch}	Clock High Width				nS
T_r, T_f	Rise/Fall Time				nS
T_{ov}	Input to Output Valid Delay				nS
T_{oh}	Output Hold Time				nS
$T_{iv} *$	Input to IR Strobe Delay				nS
$T_{iw} +$	IR Strobe Width				nS
$T_{res} +$	RES Pulse Width				mS

* Measured with $R_{ext} = \pm 1.0\%$

+ Measured with $\phi_2 = 1.0 \text{ MHz}$

All outputs measured driving one TTL load and 100 pf .










FR000 PC REV

ORDER SUPPLIES

LAYOUT 2/16 TLC → FAS → 3/11 ASSEM 5 3/23 EVAL (3) → 4/16

FR000 TOLERNS

CONSTRUCT CANS → 3/12 → FCC (14)




- 1 JAN
- 2 FEB
- 3 MAR
- 4 APR
- 5 MAY
- 6 JUN
- 7 JUL
- 8 AUG
- 9 SEPT
- 10 OCT

REV 3/14/83

FR000/DOBBLES

CONFIDENTIAL


PVT



SCALE: 20X
 BONDING DIAGRAM
 FORMS A PART OF
 AND WILL BE USED
 IN PLACE OF COMPANY'S P/D NO. _____

ORIGINATOR: 1234
 CUSTOMER: PVI
 DEVICE TYPE: _____
 PACKAGE TYPE: 28 Leads Plastic
 DIE SIZE: 118 X 101 ~
 PAD SIZE: 150 X 150





APPROVAL: _____
 ENG: [Signature]
 OP: _____
 QA: _____
 EFF DATE: 1/5/81



ORIGINATOR: _____ APPROVAL: _____
 CUSTOMER: PVI ENG: [Signature]
 DEVICE TYPE: _____ OP: _____
 PACKAGE TYPE: 28 Leads Plastic QA: _____
 DIE SIZE: 118 X 101 ~ EFF DATE: 1/5/81
 PAD SIZE: 150 X 150

THIS BONDING DIAGRAM
 NO. _____ FORMS A PART OF
 AND WILL BE USED
 IN PLACE OF CUSTOMER'S P.D. NO. _____

ADDRESS
A DETECT




BUBBLES TRIGGER

LDA #, ETC.






* DEPENDS ON CHAIN BIT

(LATCH RDO-RD3 INTO FRED ON EACH RISING STROBE)



LOAD/OPERATE IMMEDIATE (2 BYTE, 2 CYCLE)

ADDRESS
A DETECT



BUBBLES TRIGGER






(LATCH RD $\bar{\phi}$ -RDS INTO FRED ON EACH RISING STROBE)

*BUS STUFF OVERIDES 6507 ACCUM. DATA
⊕ DEPENDS ON CHAIN BIT



SUBSTITUTE



STA IMMEDIATE (2 BYTE, 13 CYCLE)
(ZERO PAGE)



(LATCH RD₀-RD₃ INTO FRED ON EACH RISING STROBE)

* BUS STUFF OVERRIDES 6507 ACCUMULATOR DATA


⊕ DEPENDS ON ICHAIN BIT



STA IMMEDIATE INDIRECT (3 BYTE, 3 CYCLE)
(ZERO PAGE)

ADDRESS
A DETECT

6507
 ϕ_2



6507
ADDRESS
ADDRESS
(TO BUBBLES)



ROM
ADDRESS
(FROM BUBBLES)



ROM
DATA
(TO BUBBLES)



6507
DATA
(FROM BUBBLES)



BUBBLES
TRIGGER

(LATCH
RD ϕ -RDS
INTO FRED
ON EACH
RISING STROBE)

STROBE





ACTIVE



SUBSTITUTE





SUBSTITUTE

INSTRUCTIONS FOR USE OF 16K ROM EMULATOR BOARD

The ROM Emulator board is a dual-port 16K byte RAM board. This board uses a COMMODORE 8032 computer as a host for primary software development. After code has been generated, it is downloaded into the dual-port RAM where the target system is then able to execute the code. Connection to the 8032 is made using dual 50-conductor ribbon cables which attach to the MEMORY EXPANSION BUS (J4 and J9) of the 8032. Alternate lines of the cables are grounded on the 8032 and carry the common ground connection to the Emulator board. The 8032 has an external memory expansion capacity of only 4K bytes. Because of this limitation, the 16K byte RAM is treated as four independent 4K banks which are manually selected using a rotary switch. The unoccupied 4K address space in the 8032 is located from \$9000 through \$9FFF. Normally this space is used for internal ROM expansion and buffers prevent accessing data from the external bus. In order to use the Emulator board, a jumper in the 8032 (Jumper M, "ROM 9 OUT") must be installed. Dipswitches provided on the Emulator allow the board to be located on any 4K boundary of the host system. Additional dipswitches allow the bank size to be selected. The Emulator can be configured as one 16K bank (starting on one of the system's four 16K boundaries), two 8K banks (starting on one of the eight 8K boundaries) or four 4K banks (starting on one of the sixteen 4K boundaries). Switching between banks is accomplished manually using the rotary switch. The high order addresses are automatically taken from the host or the rotary switch, depending on the bank configuration selected. This approach allows the Emulator to work with any host system having at least 4K, 8K or 16K bytes of open address space. For operation with the 8032, the address switches should be set to locate the board starting at \$9000 and the bank size switches should be set to four 4K banks. The bank presently accessible to the 8032 is manually selected using the rotary switch.

The Emulator connects to the target system using ribbon cable. Connection can be made to the 44-pin connector, or 24-pin dip header cables can be run from the ROM sockets on the target system to the 24-pin sockets on the Emulator. The board can be configured as either a contiguous 16K byte ROM or two independent 8K byte ROMs. A dipswitch is provided to select the configuration, however certain jumper connections must also be made at the 44-pin connector. Because of this, it is recommended that a special cable be made up for each different ROM application (i.e. contiguous 16K bytes, dual contiguous 8K bytes or dual non-contiguous 8K bytes). Regardless of the configuration selected, there is no limit to the start/end boundaries or the ROM size, as the Emulator is totally controlled by the Chip Selects (negative active) generated by the target system. In other words, the user is free to select any ROM size (16K bytes or less) located anywhere in the target system address space provided the appropriate chip select is generated by the target system. The emulator expects the chip select signals to be brought in via the ribbon cables.

Note that from the point of view of the host system, the Emulator looks like RAM--no write protect is provided. From the point of view of the target system, the Emulator looks like ROM only. The read/write signal from the target system does not go to the Emulator, therefore the target system is not capable of modifying the contents of the Emulator RAM. Whenever a valid select address comes from the host system, the host is automatically given control of the Emulator. That is, the addresses from the host are sent to the Emulator memory and data will either be written or read by the host. If the target system was running out of the Emulator at the time the host access occurred, operation of the target system will most likely be disrupted. Normally the Emulator is accessed by the target system and the host system only gains access when needed, however a switch is provided to remove the Emulator from the target system address space and place it only in the host address space. This switch can be used to prevent bus fights, without disconnecting the Emulator, should another device be installed temporarily in the Emulator address area.

The following tables list the switches and their functions:

The dip switch pack is defined as follows:

1	0	
[[[[[]]]]]	A12	When set to "0", address line 12 of the host system must be low to select the Emulator.
[[[[[]]]]]	A13	Same as above for host address line 13.
[[[[[]]]]]	A14	Same as above for host address line 14.
[[[[[]]]]]	A15	Same as above for host address line 15.
[[[[[]]]]]	16K	When set to "0", the Emulator appears as one 16K bank to the HOST system.
[[[[[]]]]]	8K	When set to "0", the Emulator appears as two 8K banks to the HOST.
[[[[[]]]]]	128K	When set to "0", the Emulator appears as one 16K bank to the TARGET system.

The switches A12, A13, A14 and A15 are the address selector switches which determine where the Emulator appears in the host address space. When a switch is set to "1", the corresponding address line must be high to select the Emulator, when a switch is set to "0", the corresponding address must be low to select the Emulator. Note that as bank size changes, the setting of switch A12 (with two 8K banks) and switch A13 (with one 16K bank) become "don't cares". For use with the 8032, the address switches should be set to \$9000. This is accomplished by setting switch A15 to "1", switch A14 to "0", switch A13 to "0" and switch A12 to "1" (i.e. binary "1001" or decimal "9").

The switches 16K and 8K determine the size of the RAM banks as they appear to the host system. If switch 16K is set to "0", the RAM appears as one 16K bank, the setting of switches A12 and

A13 are irrelevant and the bank selector rotary switch is irrelevant. If switch 8K is set to "0", the RAM appears as two 8K banks, the setting of switch A12 is irrelevant and only positions "0" and "1" of the rotary switch are needed to select one of the two 8K banks. The 8K switch overrides the 16K switch, so if both switches are set to "0", the board appears as two 8K banks. If both switches are set to "1", the RAM appears as four 4K banks, all address switches are active and positions "0" through "3" of the rotary switch are used to select one of the four banks (this is the mode used with the 8032).

The 128K switch should be set to "0" if the Emulator is to appear as 16K contiguous bytes to the TARGET system. If the Emulator is to appear as two independent 8K ROMs, this switch should be set to "1". Appropriate connections must also be made to the 44-pin connector to select the desired configuration (described later).

The "PET ONLY" toggle switch is used to switch the Emulator in or out of the target system memory space. When set to "PET ONLY", the Emulator will not appear in the target system address space and only the host has access. When set to the other position, the Emulator appears in the target system address space at the location determined by the chip selects generated by the target system. The host system will gain access to the Emulator whenever necessary (shutting out the target system at the time of the host access).

The bank select rotary switch is used to select which of the RAM banks is accessible to host system when the Emulator is in a bank mode. If the board is set for two 8K banks, position "0" selects the lower 8K bank for access while position "1" selects the higher 8K bank. Only 8K of the Emulator is accessible to the host in this mode and selection of the desired bank is made manually using the rotary switch. If the board is set for four 4K banks, position "0" selects the lowest 4K bank, position "1" the next 4K bank, position "2" the next 4K bank and position "3" the highest 4K bank. On the 8032, with the Emulator appearing in the 16K block of the target system from \$C000-\$FFFF, the following bank configuration is used:

8032 Address	Rotary Switch Position	Target System Address
\$9000-\$9FFF	"0"	\$C000-\$CFFF
\$9000-\$9FFF	"1"	\$D000-\$DFFF
\$9000-\$9FFF	"2"	\$E000-\$EFFF
\$9000-\$9FFF	"3"	\$F000-\$FFFF

ADDENDUM TO 16K ROM EMULATOR BOARD

The board provided for use as a FRODO development system has been specially modified. Another toggle switch has been added to the upper right-hand corner which allows the Emulator to appear to the target system as either 16K bytes of ROM from \$C000-\$FFFF or two 8K byte ROMS from \$A000-\$BFFF and \$E000-\$FFFF. In the 16K mode, the Emulator is used to emulate the Operating System/Basic ROM (OSROM). In the two 8K mode, the Emulator is used to emulate 8K bytes of Operating System ROM (OSROM, from \$E000-\$FFFF) and 8K bytes of cartridge ROM (CROM, from \$A000-\$BFFF). When in the two 8K mode, the rotary switch positions "0" and "1" select the OSROM banks and positions "2" and "3" select the CROM banks for the host system. The "128K" dipswitch has no effect.

FRODO EXPANSION CONNECTOR

1	GND	A	GND
2	CRTA +5	B	+5
3	RESET CROM	C	$\overline{\text{IRQ}}$
4	RESET RESET	D	$\overline{\text{R/W}}$
5	RESET $\phi 2$	E	$\overline{\text{NMI}}$
6	$\overline{\text{FIO}}$	F	A15
7	CB2	 	
8	CB1	H	A14
9	D7	J	A13
10	D6	K	A12
11	D5	L	A11
12	D4	M	A10
13	D3	N	A9
14	D2	P	A8
15	D1	R	A7
16	D0	S	A6
17	SYNC	T	A5
18	RDY	U	A4
19	$\overline{\text{G R/W}}$	V	A3
20	$\overline{\text{RAM2}}$	W	A2
21	$\overline{\text{RAM3}}$	X	A1
22	GND	Y	A0
		Z	GND

PROTOTYPE ONLY

FRODO EXPANDO


1 -	GND	✓		A -	GND	✓	
2 -	+5	} 150 mA MAX CURRENT		B -	<u>CROM</u>	✓	(LS OUTPUT)
3 -	+5			C -	<u>RES</u>	✓	(LS OUTPUT)
4 -	<u>IRQ</u>	(O.C. 10K PULL-UP)		D -	<u>NMI</u>		(O.C. 10K PULL-UP)
5 -	<u>R/W</u>	(MOS W/ 1 LS LOAD) ✓		E -	ϕ_2		(LS OUTPUT)
6 -	<u>I/O</u>	(LS OUTPUT)		F -	A15		(MOS W/1 LS LOAD)
7 -	<u>RAM2</u>	(LS OUTPUT)		H -	A14		
8 -	<u>RAM3</u>	(LS OUTPUT)		J -	A13		
9 -	<u>CB2</u>	(MOS)		K -	A12		
10 -	<u>CB1</u>	(MOS)		L -	A11		
11 -	<u>SYNC</u>	(MOS)		M -	A10		
12 -	<u>RDY</u>	(10K PULL-UP)		N -	A9		
13 -	<u>GR/W</u>	(LS OUTPUT)		P -	A8		
14 -	D7	(MOS) ✓		R -	A7		
15 -	D6			S -	A6		
16 -	D5			T -	A5		
17 -	D4			U -	A4		
18 -	D3			V -	A3		
19 -	D2			W -	A2		
20 -	D1			X -	A1		
21 -	D0			Y -	A0		
22 -	GND			Z -	GND		

~~23~~

HOW TO ADD A RAM CARTRIDGE TO FRODO:


2nd 4K:

(EXTENDS SYSTEM TO 8K RAM)




BEYOND 1ST 8K:

74LS139



THIS DECODES INTO A JUMPER SELECTABLE 8K BLOCK WHICH IS THEN DECODED DOWN TO 8K BLOCKS

HOW TO ADD AN I/O CARTRIDGE TO FRODO:




* MUST HAVE BOTH NEGATIVE AND POSITIVE CHIP SELECTS

ETC DOWN TO A4

- CHIPS LIVE AT
- 9800-980F
 - 9400-940F
 - 9200-920F
 - 9100-910F
 - 9080-908F
 - 9040-904F
 - 9020-902F
 - 9010-901F

HOW TO ADD A ROM CARTRIDGE TO FRODO:



LOADING:

VCS: DATA BUS: 1 LS LOAD

ADDR BUS: 1 LS LOAD EXCEPT:

A5: 2 LS

A7: 2 LS

A1-A3: 2 LS



A12: 2 LS, 10K Ω PULL-UP

FRD0: DATA BUS: EXPANSION CONNECTOR

ADDR BUS: ~~1 LS LOAD~~ 1 LS LOAD AND EXPANSION CABLE

6522 CAR: 4 LS





R1W: 1 LS



LDA ROW
 CMP #20
 BNE SKIPCLR
 LDA #0



SKIPCLR ~~CLR~~

ADC #ROFFSET



VCS

PUI



IMPORTANT THINGS:

- 1.) BASIC SHOULD BE ABLE TO SET COLOR/LUM OF FOREGND AND BACKGND (AND BORDER WHEN IN BIT MAP MODE).
- 2.) There should be two GRAPHICS MODES;
 - TEXT (USING INTERLEAVED DISPLAY IN WHICH YOU CAN SET FOREGND AND BACKGROUND COLOR/LUM BUT BORDER IS ALWAYS BLACK AND NO PLOTTING IS AVAILABLE)
 - HIRES (USING FLASHING DISPLAY. FOREGND, BACKGND AND BORDER COLOR/LUM ARE SELECTABLE. PLOTTING IS AVAILCABLE IN A 96HX168U array. Characters can also be printed just as in text mode).
- 3.) ALL communication between our CPU and VCS should occur at VBLANK time it could go something like this:

VCS SENDS:	CODE	MEANING
IRQ	00	POT VALUE 0
POLL (IRQ)	NN	(POT VALUE)
(IRQ)	01	POT VALUE 1
(IRQ)	NN	(POT VALUE)
(IRQ)	02	POT VALUE 2
(IRQ)	NN	(POT VALUE)
(IRQ)	03	POT VALUE 3
(IRQ)	NN	(POT VALUE)
(IRQ)	04	JOY0 VALUE
		JOY1 VALUE
		SWITCH STATUS
		COLLISION RECS
		OK F/W DONE

↗ NOT USEFUL IN OUR SYSTEM
 ↘ OURS
 DOWN LOAD INFO INTO SRAM
 VCS UPDATE POTS, JOYS, ETC.

- 4.) OUR CPU CAN TELL SOUND GEN WHAT TO DO

FRODO BASIC

STANDARD MICROSOFT

- MATH PACKAGE
- STRINGS
PLUS GRAPHICS/SOUND ENHANCEMENTS

OR ATARI SHEPARDSON BASIC

O.S.

SCREEN EDITOR

- AUTO CRSR RPT (RPT ALL KEYS?)
- INS/DEL
- TYPEOVER
- HOME/CLR AND CRSR POSITIONING

DEVICE DRIVERS

- AUDIO CASSETTE
 - PRINTER
 - HOOKS TO DOS/COMPUTER CONTROLLED MASS STORAGE
 - MODEM
- MAY BE PLUG-IN RIM
OR MAY BE INTELLIGENT PERIPHERAL

..... PERHAPS HP-7L DRIVER IN PLACE OF
PRINTER/DOS

FRODO

BASIC ENHANCEMENTS:

- 1) 2 GRAPHICS MODES:
 - A) TEXT
 - B) BIT MAP
 - 1.) ABILITY TO WRITE TEXT IN BIT MAP MODE
 - ← 2.) POSSIBLE SPLIT SCREEN?
- 2) COLOR - SETCOLOR COMMAND SPECIFY:
FOREGROUND/BACKGROUND COLOR/LUM
BORDER
- 3) SOUND - SOUND COMMAND SPECIFY:
 - A) WHICH SOUND REG
 - B) PITCH/VOLUME
 - C) AUDIO MODE (1 OF THE VCS MODES)
- 4) READ PADDLES - COULD BE REALLY DIFFICULT. MUST BE DIGITIZED BY VCS IN REAL-TIME
- 5) READ JOYSTICKS
- 6) READ CONSOLE SWITCHES
- 7) PLOT, DRAW COMMANDS (WHATEVER CAN BE FIT. IE: PLOT [0,1], X,Y TO A,B TO...
 - LOCATE X,Y
 - PAINT [0,1] X,Y
 - CIRCLE
 - BOX
 - READ COLORS, GRAPHICS MODE, CURSR POSITION
 - ETC

OTHER FEATURES OF ATARI BASIC

OR MICROSOFT COLOR BASIC?

[screen mode]

0 - 2x21 char
1 - bit map

- [register to read]

[foreground color/lum]

[background color/lum]

2x [frequency 5 bits
volume 4 bit
modifiers 4 bit]

[border color/lum]

[blank frames]

[scroll / next scroll]

CSAVE

CLOAD

{BLOAD

~~CLS n,n,n/n mode, foreground, background, border~~

CLS mode

~~COLOR foreground, background, border~~

~~COLOR 1-3, color, luminosity~~

{
 ? PRINT #1 } (LLIST)
 ? INPUT #1, } (TERM)
 OPEN DEV }
 CLOSE }

Reset	KEY	PAD0 (X)	GS
D/W	BACK	PAD1 (Z)	COLOR=1
L	FORE	JOY1 (S)	{SIZE}
R	BORDER	JOY2 (S)	{ROT}

SOUND ~~data~~ freq, mode, volume

CHAR #, " _____ "

PLOT 3,2

LINE 1,1,10,10

PRINT @xy, _____

DRAW X,y, "uuuLLCDD" " B F R

PAINT

GET

PUT

!

a	"Reset"	1	
b	B/W/Color"	1	
c	Left difficulty	2	
d	Right difficulty	1	
e	game select	1	
	fire		
f	Joystick	1	5
g	Joystick	2	5
h	Paddle	1	8?
i	Paddle	2	8?
j	Paddle fire	1	
k	Paddle fire	1	

Reg 0
 [scr write a | b | c | d | e | f | k]

Reg 1
 [f | f | f | f | f | |] [scr]

Reg 2
 [g | g | g | | g | g | |] [scr]

Reg 3
 [i | i | i | | i | | |] [scr]

Reg 4
 [h | h | h | | h | |] [scr]

CSAVE

CLOAD

{BLOAD

~~CLS n,n,n/n mode, foreground, background, border~~

CLS mode

~~COLOR foreground, background, border~~

~~COLOR 1-3, color, luminosity~~

{
 ? PRINT #1, (LIST)
 ? INPUT #1, (TERM)
 OPEN DEV
 CLOSE

Reset	KEY	PADD (X)	G5
D/W	BACK	PAD1 (Z)	
L	FORE	JOY1 (S)	{SIZE}
R	BORDER	JOY2 (S)	

SOUND ~~data~~ freq, mode, volume

line number

CHAR #, " " " "

PLOT 3,2

LINE 1,1,10,10

PRINT @xy,

DRAW X,y, "UUU LLL DDD" " B F R

PAINT

GET


PUT

1 VCS *




2 Frodo *

3. Dual port ram board.

→ 4. Development that can assemble Microsoft BASIC.



NECESSARY IF NOT COMPLETELY DECODED +5



FRED/WILMA COMBO

- 13 VAO - VA12
- 14 RAO - RA13
- 8 RDO - RD7
- 8 VDO - VD7
- 1 ϕ_0
- 1 SREN
- 1 VSS
- 1 VDD
- 1 REXT
- 1 VDATL (IRQ)
- 1 XTAL IN
- 1 R/W IN
- 1 GR/W OUT
- 1 LINK CS


- 1 RAMCS
- 1 ROMCS

55 PINS

FRED/WILMA/FRODO COMBO

- 13 VAO-VA12 (FOR ADDR DECODING + MULTIPLEXING)
- 14 RAO-RA13 (BUBBLE/ADDR OUTPUT)
- 8 RDO-RD7 (BUBBLES DATA)
- 8 VDO-VD7 (VCS DATA)
- 1 ϕ_0 (USED FOR TIMING, OSC, GR/W)
- 1 SREN (CONTROLS MULTIPLEXING, DECODING AND BUBBLES TRI-STATE)
- 1 VSS
- 1 VDD
- 1 REXT (SETS WRITE STROKE FOR LINK AND REGISTERS)
- 1 VDATL (IRQ) (USED TO ALLOW VCS TO INTERRUPT 6502)
- 1 XTAL IN (osc)
- 1 R/W IN
- 1 GR/W OUT
- 1 RESET OUT
- 5 A11-A15
- 1 CROM
- 1 RAM0
- 1 RAM1
- 1 RAM2
- 1 RAM3
- 1 SRAML
- 1 SRAMH
- 1 I/O

66 PINS



3. STORE IMMEDIATE
(command mode 3)
(AUTOMATIC STA GENERATION)

BIT 7 = 0
BIT 6 = INSTRUCTION CHAIN
5-0 = TIA REGISTER

2ND BYTE 8 BITS OF DATA

DOZE
↙
002F
RESERVED

2D - SOFT RESET
2E -
2F -

30-3F → ASSUMES WRITE
TO POINTER REGISTERS

BREAKTHRU

Berkshire Hotel

(212) 753-5800

(212) 691-1459

FULL - BUBBLES

COMMAND BYTES

1. GENERATE OP-CODE
(command mode 1)

BIT 7,6 1st Mcode = 10

5,4

00 = GIVE DATA

01 = RETURN STATUS

~~10 RESERVED~~

~~11 "~~

3,2,1,0 → OP CODE LIST



0	LDA#	5	EOR#
1	LDX#	6	ADC#
2	LDY#	7	CMP#
3	ORA#	8	CPX#
4	AND#	9	CPY#
A	SBC#	B-F UNUSED	
F			

2ND Mcode byte

BIT 7 - INSTRUCTION CHAIN (following data is Mcode)

BIT 6 - REVERSE BYTE

BIT 5 - nybble swap

BIT 4 - 0 = bubble 1 = POINTER

BIT 3,2,1,0 = POINTER SELECT

↓
0 → 0 POINTER OR DIRECT


2. BUS STUFF
(command mode 2)


7,6 1st Mcode = 11

(STA ZERO PAGE
AUTO GENERATE)

5-0 TIA ADDRESS

2ND Mcode byte same as above





PLA

$$\overline{900-97F} \text{ LINK} = \overline{A15} \cdot \overline{A14} \cdot \overline{A13} \cdot \overline{A12} \cdot \overline{A11}$$

$$\overline{A000-8FFF} \text{ CROM} = \overline{A15} \cdot \overline{A14} \cdot \overline{A13}$$

$$\overline{1000-17FF} \text{ RAM2} = \overline{A15} \cdot \overline{A14} \cdot \overline{A13} \cdot \overline{A12} \cdot \overline{A11}$$

$$\overline{1800-1FFF} \text{ RAM3} = \overline{A15} \cdot \overline{A14} \cdot \overline{A13} \cdot \overline{A12} \cdot \overline{A11}$$

$$\overline{9800-9FFF} \text{ I/O} = \overline{A15} \cdot \overline{A14} \cdot \overline{A13} \cdot \overline{A12} \cdot \overline{A11}$$

$$\overline{0800-0FFF} \text{ RAM1} = \overline{A15} \cdot \overline{A14} \cdot \overline{A13} \cdot \overline{A12} \cdot \overline{A11}$$

$$\overline{0000-07FF} \text{ RAM } \phi = \overline{A15} \cdot \overline{A14} \cdot \overline{A13} \cdot \overline{A12} \cdot \overline{A11}$$

$$\overline{8000-87FF} \text{ SRAML} = \overline{A15} \cdot \overline{A14} \cdot \overline{A13} \cdot \overline{A12} \cdot \overline{A11} \cdot \text{SREN} + \overline{VA12} \cdot \overline{VA11} \cdot \text{SREN}$$

$$\overline{8800-8FFF} \text{ SRAMH} = \overline{A15} \cdot \overline{A14} \cdot \overline{A13} \cdot \overline{A12} \cdot \overline{A11} \cdot \text{SREN} + \overline{VA12} \cdot \overline{VA11} \cdot \text{SREN}$$

$$\overline{\text{VCSEL}} = \overline{VA12} \cdot \overline{VA7} \cdot \overline{VA5} \cdot \overline{VA3} \cdot \overline{VA2} \cdot \overline{VA1}$$

1	A11	23	REXT	✓
2	A12	24	RESET	✓
3	A13	25	V _{DATA}	✓
4	A14	26	φ _{2 IN}	✓
5	A15	27	V _{SS}	✓
		28	V _{DD}	✓
6	VA12			
7	VA11			
8	VA7			
9	VA5			
10	VA3			
11	VA2			
12	VA1			
13	SR6N			
OUT1	14	LINK	✓	
OUT2	15	CROM	✓	
OUT3	16	RAM2	✓	
OUT4	17	RAM3	✓	
OUT5	18	I/O	✓	
OUT6	19	RAM1	✓	
OUT7	20	RAM φ	✓	
OUT8	21	SRAML	✓	
OUT9	22	SRAMH	✓	

FRODUCHIP (INTERNAL MATRIX)

$$\overline{\text{LINK}} = \overline{A15} + \overline{A14} + \overline{A13} + \overline{A12} + \overline{A11}$$

$$\overline{\text{CROM}} = \overline{A15} + \overline{A14} + \overline{A13}$$

$$\overline{\text{RAM2}} = \overline{A15} + \overline{A14} + \overline{A13} + \overline{A12} + \overline{A11}$$

$$\overline{\text{RAM3}} = \overline{A15} + \overline{A14} + \overline{A13} + \overline{A12} + \overline{A11}$$

$$\overline{\text{I/O}} = \overline{A15} + \overline{A14} + \overline{A13} + \overline{A12} + \overline{A11}$$

$$\overline{\text{RAM1}} = \overline{A15} + \overline{A14} + \overline{A13} + \overline{A12} + \overline{A11}$$

$$\overline{\text{RAM } \phi} = \overline{A15} + \overline{A14} + \overline{A13} + \overline{A12} + \overline{A11}$$



$$\overline{\text{SRAML}} = \overline{A15} + \overline{A14} + \overline{A13} + \overline{A12} + \overline{A11} + \overline{\text{SREN}} + \overline{VA12} + \overline{VA11} + \overline{\text{SREN}}$$

$$\overline{\text{SRAMH}} = \overline{A15} + \overline{A14} + \overline{A13} + \overline{A12} + \overline{A11} + \overline{VA12} + \overline{VA11} + \overline{\text{SREN}}$$

$$\overline{\text{VCSEL}} = \overline{VA12} + \overline{VA7} + \overline{VA5} + \overline{VA3} + \overline{VA2} + \overline{VA1}$$


FRODO
INTERNAL
MATRIX

~~A12~~
~~A12~~
~~A13~~
~~A13~~
A14
A14



415

10 110 124 132 140 148 156 164 172 180 188 196 204 212 220 228 236 244 252



AUDIO:

CHANNEL # of AM B

TOP CLOCK MAY BE 2K4 SYNC

- Φ NOTHING
- 1 4 BIT POLY CTR
480 μsec
- 2 SLOWER CLK TO 4 BIT POLY
~~7.5~~ 7.4 μsec period
~ ÷15 SOUNDS RIGHT
- 3 BIZARRE ~~NO~~ NO SINGLE BITS.
(POLY CUCKING POLY?)
- 4 ÷2
- 5 ÷2
- 6 ~~÷3 (15.5 ×)~~ ÷15.5
- 7 POLY COUNTER PERIOD
31 HSYNCS
5 BIT POLY ÷2
- 8 LONG POLY (9 BIT) PERIOD WFA BMS $(511 \times 63 \mu\text{sec})$
= 30 μsec?
- 9 5 BIT POLY COUNTER
- A ~~LIKE C DIFFERENT DUTY CYCLE~~
÷15.5
- B ALL I'S SET
- C DIVID BY 3 (UPPER) TOGGLES
IN HALF CYCLES
- D SAME AS C
- E ÷45.5
- F 5 BIT POLY PATTERN, SEAMS ÷3

SET $\phi_9 = 0$
 $\phi_8 = 2$
 $\phi_7 = 4$
 $\phi_6 = 9$

L2 = P1M7
 L1 = P1M5
 L4 = P1M3

CS1B OK P4
 CS1C OK P1
 CS1D OK M4
 CS1E OK M1
 CS1F OK BL

CS4D OK PF2
 CS0E OK PF1
 CS0F OK PF4

PF P4 P1 M4 M1 BL

COLLISION MATRIX

X0	M0·P1	M1·P4
X1	M1·P4	M4·P1
X2	P4·PF	P4·BL
X3	P1·PF	P1·BL
X4	M4·PF	M4·BL
X5	M1·PF	M1·BL
X6	BL·PF	BL·P4
X7	P4·P1	M4·M1

LOVES
 RESET

V DELAY P4 STROBED BY P1
 P1 STROBED BY P4
 BL STROBED BY P1

MSB OF UBLANK GROUNDS NOT IMPLIES


BITS 5,4 OF $\phi 4, \phi 5, \phi A$ SET SIZE
OF 1 BIT OBJECT

00	1 clock
01	2 clocks
10	4 clocks
11	8 clocks

BITS 2,1,0 SET NUMBER / SIZE OF PLAYER

	0	4	8	12	16	20	24	28	32	40	48	56	64		
000	[]												SINGLE x1		
001	[]				[]								DOUBLE x1		
010	[]								[]						DOUBLE x1
011	[]				[]				[]				TRIPLE x1		
100	[]												[]		DOUBLE x1
101	[]												SINGLE x2		
110	[]				[]				[]				[]		TRIPLE x1
111	[]												④ SINGLE x4		


~~REF~~ PFC TL
2 1 0



REFLECT (01) PRIORITY (=0)
SCORE (=1)
PRIORITY (=1) OVER PLAYERS

WRITE ADDRESS Summary.

ADDRESS	7 6 5 4 3 2 1 0	NAME	SIMPLE DESCRIPTION	
00		VSYNC	VSYNC VERTICAL SYNC	
01		VBLANK	VERTICAL BLANK, DISCHARGES CAPS.	
02		WSYNC	HALT PROCESSOR UNTIL HSYNC	
03		RESET	RESET HSYNC COUNTER	
04		MISSZ1	SIZE OF MISSILES / NUMBER & SIZE OF PLAYERS	
05		MISSZ1		
06		COLMP4	COLL / COLLISIONS PLAYER 4	
07		" P1	PLAYER 1	
08		" BF	BACKGROUNDF	
09		" BK	BACKGROUND	
0A		PFCTL0	BALL SIZE / PF: PRIORITY, COLL. OFFSET	
0B		REF P4		REFLECT P0
0C		REF P1		REFLECT P1
0D		PF2	PLAYFIELD 2	
0E		PF1	1	
0F		PF2	0	
10		RESHP4	RESET HORIZONTAL POSITION P4	
11		RESHP1	RESET HORIZONTAL POSITION P1	
12		RESM4	MC	
13		RESM1	M1	
14		RESBL	BL	
15		AUDC0	AUDIO CONTROL 0	
16		" 1	" 1	
17		AUDF0	AUDIO FREQUENCY 0	
18		" 1	" 1	
19		AUDV0	AUDIO VOLUME 0	
1A		" 1	" 1	
1B		GRP4	GRAVELS P4	
1C		GRP1	P1	
1D		GRM4	M4	
1E		GRM1	M1	
1F		GRBL	BL	
20		HMP4	HORIZONTAL MOTION P4	
21		HMP1	P1	
22		HMM4	M4	
23		HMM1	M1	
24		HMBL	BL	
25		VDEL P4	Vertical Delay P4	
26		VDEL P1	" P1	
27		VDEL BL	" BL	
28		RMP4	Reset missile to player 4	
29		RMP1	1	
2A		HMC02	HORIZONTAL MISS	
2B		HMC02	HORIZONTAL MISSILE COLL.	
2C		CCLR	CLR COLLISIONS.	



ORIGINATOR: ICS APPROVAL: _____
 CUSTOMER: PVI ENG: [Signature]
 DEVICE TYPE: _____ OP: _____
 PACKAGE TYPE: 28 Leads Plastic QA: _____
 DIE SIZE: 118 X 101 ~ EFF _____
 PAD SIZE: 150 X 150 DATE: 1/5/81

THIS BONDING DIAGRAM
 NO. _____ FORMS A PART OF
 NO. _____ AND WILL BE USED
 IN PLACE OF CUSTOMER'S P/D NO. _____

BUBBLES CHIP

OPERATING CONDITIONS

PARAMETER		MIN	NOM	MAX	UNIT
V_{CC}	Supply Voltage	4.75	5.00	5.25	V
I_{OH}	High Level Output Current			400.0	μ A
I_{OL}	Low Level Output Current			-1.60	mA
V_{IH}	High Level Input Voltage	2.00			V
V_{IL}	Low Level Input Voltage			.80	V
I_{CC}	Supply Current			40.00	mA
T_A	Operating Free Air Temp.	0		70°	C

DC ELECTRICAL CHARACTERISTICS - INPUTS
 S_{A_X} , V_{A_X} , SREN, ϕ_2 , I/O

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V_{IH}	High Level Input Voltage	2.0		V
V_{IL}	Low Level Input Voltage		.8	V
I_{IH}	High Level Input Current $V_{CC} = \text{MAX}$ $V_I = 2.4V$		400.0	μ A
I_{IL}	Low Level Input Current $V_{CC} = \text{MAX}$ $V_I = .4V$		-1.6	mA

BUBBLES CHIP

DC ELECTRICAL CHARACTERISTICS - OUTPUTS

T_{SC} , FA12, ROM CS, SA_X (1)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V_{OH}	High Level Output Voltage	$I_{OH} = 400.0 \mu A$	2.4		V
V_{OL}	Low Level Output Voltage	$I_{OL} = 1.6 \text{ mA}$.4	V
I_{OH}	High Level Output Current	$V_{OH} = 2.4 \text{ V}$		400.0	μA
I_{OL}	Low Level Output Current	$V_{OL} = .4 \text{ V}$		-1.6	mA

VD_X (2), (3)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V_{OH}	High Level Output Voltage	$I_{OH} = -25 \text{ mA}$	2.4		V
V_{OL}	Low Level Output Voltage	$I_{OL} = 25 \text{ mA}$.8	V
I_{OH}	High Level Output Current	$V_{OH} = 2.4 \text{ V}$	25.00		mA
I_{OL}	Low Level Output Current	$V_{OL} = .6 \text{ V}$		-25.00	mA
I_{OZ}	Tri State Leakage Current			1.00	μA

NOTES

1. CL = 10pf (Load Capacitance)
2. CL = 25pf (Load Capacitance)
3. 10K - 25K Internal Pullup

6502

1000

```

SEI
CLD
LDX #FF
TXS
STX 9E02 9E02
INX
STX 9E00 9E00
LDA #4
STA 9E03 9E03
LDA #FE
STA 9E01 9E01
LPI LDA 1800,X
STA 8000,X
INX
BNE LPI
LDA #0
STA 8FFC
LDA #F0
STA 8FFD
LDA #F6
STA 9E01 9E01
LP2 BIT 9E01 9E01
BPL LP2
LDA 9E00
LDA 9000
CMP #AA
BNE LP2
STA 9E01
LP3 BIT 9E01
BPL LP3
LDA 9E00
STA 9E00
STA 9E01
STA 9E02
STA 9E03
CPX 9000
BEQ SKPI
LDA #FF
SKPI STA

```

```

LDA 9000
CMP #AA
BNE LP2
LP4 BIT 9E01
BPL 9E01 LP4
LDA 9E00
LDA #0
CPX 9000
BEQ SKPI
LDA #FF
SKPI STA 9E02
STA
LDA 9000
STA 1900,X
INX
BNE LP4
BEQ LP2

```

6507

1800


```

SEI
CLD
LDX #FF
TXS
STX 0281
STA 9E01
INX
STX 90
LPI LDA #AA
STA 3F
JSR DELAY
LDA #AA
STA 3F
JSR DELAY
LP2 LDA 90
STA 3F
STA 90
JSR DELAY

```


INC 90
 BNE LP2
 BEQ LP1
 DELAY LDX #5
 LDY #0
 LP3 DEY
 BNE LP3
 DEX
 BNE LP3
 RTN

$\phi_2 = 1000 \text{ ns}$



6502 ADDR WORST CASE SET UP = 300 ns
 6502 DATA STABLE BEFORE FALL OF $\phi_2 = 1000 \text{ ns}$
 DATA HOLD AFTER $\phi_2 < 10 \text{ ns}$

ROM



\therefore ROM ACCESS TIME $< 600 \text{ ns}$
 20% ROM ACCESS $< 480 \text{ ns}$

~~TEST FOR ROM ACCESS ≤ 480~~

~~IF 23128 USED, TEST FOR $t_{CO} \leq 480$ (TOE)~~

~~IF 2364₃ USED TEST FOR $t_{CO} \leq$ ~~480~~ 450~~

ELECTRICAL LEVELS: TTL, 5V SUPPLY


IC MAX 250 for 23128
 125 for 2364

TEST FOR 10 ns HOLD FROM ADDR CHANGE

CYCLE TIME = 1000 ns

SYSTEM RAM

READ ACCESS



CYCLE TIME = 1000 ns

$T_{ACC} \leq 480$

$T_{CO} \leq 400$
 (TOE ≤ 400)

$T_{OH} \geq 10 \text{ ns}$ (from ADDR CHANGE)

WRITE


$T_{WP} = 480 \text{ ns min}$
 500 ns max

$T_{AS} \text{ min } 160$

$T_{OH} \text{ min } = 480$


$T_{HK} \text{ min } = 10 \text{ ns}$

VALID DATA (OC) = 260 ns min R/W
 60 ns min



POWER DISTRIBUTION


Power Jack
9V DC
1850 mA



○ = Ferrite Bead

* Boost case

- 1 2016 ACTIVE
- 3 2016 (7805)
- 1 2364 ACTIVE
- 1 2364 STANDBY
- 1 150 MA CARTRIDGE



+5A 40 pin custom IC (25mA)
50-90, 9.15 1uAMP
2 - 2016's and 2 - 4066's *

+5B 1/2 - 19
20.45
3 - 74LS257's and 1 - 74LS10
1.8 - 0.3

+5C 1 - 6821 and 1 - 10K resistor

+5D 28 pin custom IC (12mA) and 1 43K resistor
3.6 - 6.6 4.8


+5E 1 - 74LS04 and 1 - 74LS74
[50-90] 7.15 100 return 1L 50p

+5F 2 - 2016's and 2 - 2364's (Boost down)
1.3 1.8 - 0.3

+5H 1 - 6502 and 1 - 74LS10

+5 Cartridge and 3 - 10K resistors
[150]


Power Jack
3V DC
1850 mA



○ = Ferrite Bead

* WORST CASE

- 1 2016 ACTIVE
- 3 2016 (PASSIVE)
- 1 2364 ACTIVE
- 1 2364 (PASSIVE)
- 1 150 mA CURRENT SOURCE



+5E 28 pin custom IC (12mA) and 1 43K resistor

+5F 1 - 74LS04 and 1 - 74LS74

+5G 2 - 2016's and 2 - 2364's (POWER DRIVER)

+5H 1 - 6502 and 1 - 74LS10

+5 Cartridge and 3 - 10K resistors


* DAZ

Rev 0

EXPANSION CONNECTOR (44 PIN FEMALE)

PIN	SIGNAL	FUNCTION
W	GR/W	Gated R/W output (for RAMs)--LSTTL
13	Ø2	Phase two output--MOS
19	CR/W	Buffered R/W (for I/O devices)--LSTTL
17	Res	Reset output--LSTTL
16	IRQ	Interrupt request input--MOS, 10K pull-up
15	NMI	Non-maskable interrupt input--MOS, 10K pull-up
18	RDY	Ready input--MOS, 10K pull-up
14	SYNC	Op-code sync output--MOS
C	A15	Address line 15--MOS (all)
D	A14	" " 14
E	A13	" " 13
F	A12	" " 12
H	A11	" " 11
J	A10	" " 10
K	A9	" " 9
L	A8	" " 8
M	A7	" " 7
N	A6	" " 6
P	A5	" " 5
R	A4	" " 4
S	A3	" " 3
T	A2	" " 2
U	A1	" " 1
V	A0	" " 0
20	I/O	Low-active I/O select (\$9C00-\$9FFF)--MOS
3	CB2	PIA I/O or cassette output--MOS
4	CB1	PIA input or cassette input--MOS
21	RAM2	Low-active RAM select (\$1000-\$17FF)--MOS
Y	RAM3	Low-active RAM select (\$1800-\$1FFF)--MOS
X	CROM	Low-active ROM select (\$A000-\$BFFF)--MOS
5	D7	Data Line 7--MOS (all)
6	D6	" " 6
7	D5	" " 5
8	D4	" " 4
9	D3	" " 3
10	D2	" " 2
11	D1	" " 1
12	D0	" " 0
2	+5V	(Total pins 2 and B: 150 mA MAX)
B	+5V	
1	GND	
22	GND	
A	GND	
Z	GND	

1, 2, ∞ 4MHz



ϕ_2 ← From PIN 39 6502

OUT

PIN → 9 10 12 13 14 15 16 11

	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7	PA0	PIN
CLR	7	8	9	0	NS/ DEL	ESC ↔	ESC ↓		PA0	1
	0	5	4	3	2	1	ESC		PA1	2
	U	I	O	P	+	-	RET		PA2	3
	Y	T	K	E	W	Q	SEL		PA3	4 IN
GRU		K	L	.	;	=	J		PA4	5
		G	F	D	S	A	H		PA5	6
	V		M	'	•	/	SPACE		PA6	7
SH FT		B	V	C	X	Z	PVI		PA7	8

MATRIX

8 x 8

DVI KEYBOARD

KEY	VAL	SHKEY	VAL	KEY	VAL	SHKEY	VAL
0	HOME	40	CLR	41	10	*	0A
1	⊙	FF	⊙	41	3	#	03
2	⊙	FF	⊙	42	P	P	30
3	⊙	FF	⊙	43	E	E	25
4	CTL	FF	CTL	44	:	⌈	3B
5	⊙	FF	⊙	45	D	D	24
6	⊙	FF	⊙	46	3	<	1C
7	LSHIFT RSHIFT	FF	⊙	47	C	∪	23
8	7	17	'	48	DEL	INS	FF
9	6	16	&	49	2	=	02
10	U	35	U	50	+	⊙	20
11	Y	39	Y	51	W	∩	37
12	⊙	FF	⊙	52	;	⌋	3D
13	⊙	FF	⊙	53	S	S	33
14	N	2E	N	54	•	⊙	1E
15	⊙	FF	⊙	55	X	X	38
16	↓	46	↑	56	⇨	⇧	43
17	ESC	FF	⇩	57	1	./	01
18	RET	4D	RET	58	-	/	3C
19	SELECT	FF	SELECT	59	⊙	⊙	31
20	J	2A	J	60	=	↑	3E
21	H	28	H	61	A	↑	21
22	SP	00	SP	62	/	A	1F
23	⊙	FF	⊙	63	Z	Z	3A
24	8	18	(
25	5	15	%				
26	I	29	I				
27	T	34	T				
28	K	2B	K				
29	G	27	G				
30	⊙	FF	⊙				
31	B	22	B				
32	9	19)				
33	4	14	\$				
34	O	2F	O				
35	R	32	R				
36	L	2C	L				
37	F	26	F				
38	M	2D	M				
39	V	36	V				

*
*

DVI

ATARI KYBD

PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 ← INPUT PORT
 1 2 3 4 5 6 7 8

PB0	9	BRK	⊗	⊗	⊗	CTL	⊗	⊗	LSHFT RSHFT
PB1	10	7	6	U	Y	*	⊗	N	⊗
PB2	11	⊗ BK SP	⊗ ESC	⊗ RT	TAB	J	⊗ M	SP	⊗
PB3	12	8	5	⊗ H	T	K	G	M	B
PB4	13	9	4	⊗ O	R	L	F	,	Y
PB5	14	⊗	3	⊗ P	E	J	D	.	C
PB6	15	<	2	⊗ I	W	+	S	/	X
PB7	16	>	1	⊗ R	⊗	*	A	⊗	Z

ALT PORT

PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7	
BRK	7	⊗ BK SP	8	9	⊗	<	>	PA6
⊗	6	ESC	5	4	3	2	1	PA1
⊗	U	RT	I	O	P	-	=	PA2
⊗	Y	TAB	T	R	E	W	⊗	PA3
CTL	⊗	J	K	L	:	+	*	PA4
⊗	⊗	^(U/L) H	G	F	D	S	A	PA5
⊗	N	SP	M	,	.	/	⊗	PA6
LSHFT RSHFT	⊗	⊗	B	V	C	X	Z	PA7

←, BACKSLASH, ↑ NOT USED

ATARI KEYBOARD

KEY	VAL	S KEY	VAL	KEY	VAL	S KEY	VAL
0 BRK ^{HOME}	FF 40	HOME	FF 40	40 ∅	10)	09
1 ⊗	FF	⊗	FF	41 ∅	13	#	03
2 ⊗	FF	⊗	FF	42 ∅	∅ 30	∅	45 30
3 ⊗	FF	⊗	FF	43 E	25	E	25
4 CTL	FF	CTL	FF	44 j	AB	:	1A
5 ⊗	FF	⊗	FF	45 D	24	D	24
6 ⊗	FF	⊗	FF	46 .	OE	.	3D
7 ^{LSHIFT} 7	FF	7	FF	47 C	23	C	23
8 7	17	7	07	48 <	1C	CLR	41
9 6	16	&	06	49 2	12	"	02
10 U	35	U	35	50 ∅	0D	∅ ↑	45
11 Y	39	Y	39	51 W	37	W	37
12 ⊗	FF	⊗	FF	52 +	08	+	43
13 ⊗	FF	⊗	FF	53 S	33	S	33
14 N	2E	N	2E	54 /	0F	?	1F
15 ⊗	FF	⊗	FF	55 X	38	X	38
16 BKSP	FF	BKSP	FF	56 V	1E	V	1E
17 ESC	FF	ESC	FF	57 1	11	!	01
18 I ^{RET} ∅ 4D	∅ 4D	I ^{RET} ∅ 4D	∅ 4D	58 RET = ∅ D ∅	∅ D ∅	∅	4D 46
19 TAB	FF	TAB	FF	59 Q	31	Q	31
20 J	2A	J	2A	60 *	0A	*	44
21 H	28	H	28	61 A	21	A	21
22 SP	00	SP	00	62 \llcorner	FF	\llcorner	FF
23 ⊗	FF	⊗	FF	63 Z	3A	Z	3A
24 8	18	@	20				
25 5	15	%	05				
26 I [∅] ∅ 29	∅ 29	I [∅] ∅ 29	∅ 29				
27 T	34	T	34				
28 K	2B	K	2B				
29 G	27	G	27				
30 M	2D	M	2D				
31 B	22	B	22				
32 9	19	(08				
33 4	14	\$	04				
34 ∅ [∅] ∅ 2F	∅ 2F	∅ [∅] ∅ 2F	∅ 2F				
35 R	32	R	32				
36 L	2C	L	2C				
37 F	26	F	26				
38 ,	0C	[3B				
39 V	36	V	36				

3C, 3E, 3F MISSING

* →

*

X
CHECK

LSHCOL = FE	(F7)
RSHCOL = FE	(EF)
LSHROW = 80	(02)
RSHROW = 80	(40)
LSH = 8	(1A)
RSH = 8	(27)

DIFF. FROM ATARI KYBD:

SHIFT (NOT CTL) ACCESSES CURSOR KEYS.
"BREAK" IS "HOME"
←, /, ↑ DONT PRINT

ESC, INSERT, DEL/BKSP, CLR/SET/TAB, CTRL, /IL
DO NOTHING

CAP/LOWER IS SAME AS "H"

SE 1800-4FFC 1000-17FC 7300
7D9E 155C

11 13 15 17 19 0B 00 41
 3F 37 32 39 29 30 0A 4D
 00 21 24 27 2A 2C 1B 44
 00 00 38 36 2E 0C 0F 46
 00 3A 23 22 2D 0E 00 43
 00 33 26 28 2B 1A 1D 45
 31 25 34 35 2F 20 3E 00
 12 14 16 18 10 0D 40 00

LSH KEY
 SHOULD BE 19
 RSH SHOULD BE
 KEY
 26

CHECK FOR 1A
 AND
 2B

KEY	LSH	RSH
2	SP	SP
4	SP	SP
6	SP	SP
8	SP	SP
0	SP	SP
1	SP	SP
HM	SP	SP
Q	\$	\$
E	\$	\$
T	((
U	⊕	⊕
0	HM	HM
↑	SP	SP
S	T	T
F	U	U
H	0	0
K	@	@
.	↑	↑
n	SP	SP
R	E	E
Z	N	N
C	C	C
B	B	B
M	M	M
.	V	V
SP	SP	SP
f	SP	SP

f₃ SP . " "

PB#	1	3	5	7	9	+	⊕	INS	REC	COL#
PB1	←	W	R	Y	I	P	*	CR	→	COL1
PB2	OR	A	D	G	J	L	J	⇌	→	COL2
PB3	RUN	L	X	V	N	5	P	↑	→	COL3
X PB4	SP	Z	C	B	M	.	SH	F1		COL4
X PB5	OR	S	F	H	K	:	=	F3		COL5
X PB6	Q	E	T	U	O	@	↑	F5		COL6
X PB7	Z	4	\$	G	S	Q	-	⊕	F7	COL7

PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7
 0 1 2 3 4 5 6 7 ROW
 LSH = 1A
 RSH = 27

RSH ROW = 02 = 0000 0010
 RSH COL = 10 = 0000 1000
 LSH ROW = 40 = 0100 0000
 LSH COL = 00 = 0000 0000

LS = 1E
 RS = 21

PROTOTYPE ONLY

! # % ^ & * + = INST DEL ✓
 ← W R Y I P * Q ✓
 CTRL A D G V L ; ⇌

PB L XV N } ? / ⇌
 SP Z C B M . > R SHIFT F1
 Q SF H K : = F2
 Q E T U O @ ↑ F3
 2 4 6 8 ∅ - HM F4




A V
S Z

COLS → PB
ROWS → PA

COLφ = PBφ
ROWφ = PAφ


COLφ = PIN12
ROWφ = PIN20

KEY = ~~PIN~~ PINZ



FRMBLNK MUST = 2
CHANGE N

- 1 NC (CND)
- 2 KEY
- 3 NC (+C)
- 4 NC (RESTAC)
- 5 PB7
- 6 PB1
- 7 PB5
- 8 PB4
- 9 PB3
- 10 PB2
- 11 ~~PB~~
- 12 ~~PB0~~
- 13 PA7
- 14 PA6
- 15 PA5
- 16 PA4
- 17 PA3
- 18 PA2
- 19 PA1
- 20 PAD



SP Z C B M . RS F1
 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
 S F H K [= SP Q

Q SFH K : = F2
 E T U O @ ↑ SP II

CES KEYBOARD

6/3/83

(FF = NON-PRINT)


KEY#	NORMAL	KTBL	SHIFTED	SHFTBL
0	XX	FF	XX	FF
1	XX	FF	XX	FF
2	XX	FF	XX	FF
3	XX	FF	XX	FF
4	XX	FF	XX	FF
5	XX	FF	XX	FF
6	XX	FF	XX	FF
7	XX	FF	XX	FF
8	8	18	@	20
9	9	19	(08
10	±	29	±	29
11	U	35	U	35
12	K	2B	K	2B
13	J	2A	J	2A
14	M	2D	M	2D
15	,	0C	<	1E
16	∅	10)	09
17	DEL	4E	INST	FF
18	P	30	P	30
19	O	2F	O	2F
20	;	1B	:	1A
21	L	2C	L	2C
22	.	0E	>	1E
23	↓	4A	↓	4A
24	HOME	5E	CLR	5A
25	SEL	FF	SEL	FF
26	RET	4D	RET	4D
27	=	1D	+	0B
28	-	0D	/	3C
29	*	0A	↑	3E
30	/	0F	?	1F
31	↑	4B	↑	4B

*

KEY #	NORMAL	KTBL	SHIFTED	SHFTBL
32	6	16	&	06
33	7	17	'	07
34	Y	39	Y	39 39
35	T	34	T	34
36	H	28	H	28
37	G	28	G	28
38	B	27	B	27
39	N	22	N	22
40	4	14	\$	04
41	5	15	%	05
42	R	32	R	32
43	D	24	D	24
44	F	26	F	26
45	V	36	V	36
46	C	23	C	23
47	SP	00	SP	06
48	2	12	"	02
49	3	13	#	03
50	W	37	W	37
51	E	25	E	25
52	S	33	S	33
53	X	38	X	38
54	↔	4C	↔	4C
55	←	48 ^{FF}	←	48
56	ESC	48	↑	3F
57	I	11	!	01
58	CTL	FF	CTL	FF
59	Q	31	Q	31
60	J	3D	£	3B
61	Z	3A	Z	3A
62	A	21	A	21
63	SHIFT (L,R)	FF	SHIFT (L,R)	FF

LSHCOL = \$7F
 RSHCOL = \$7F
 LSHROW = \$80
 RSHROW = \$80
 LSH = 64₁₆
 RSH = 64₁₆


15 12 10
 11 9 8
 7 6 5
 4 3 2
 1



NOTE: PIN 9 NOT USED


DOUBLE SPACE

DOUBLE SPACE



KEYBOARD LAYOUT

SIZE A	FSCM NO.	DWG. NO. A-6100000101	REV. 8
SCALE	SHEET 1 of 1		



20

21 !























22 "















23 #

24 \$

25 %

26 &




						
R	S	T	U	V	W	X
						
Y	Z	[\]	^	_

1. The first part of the document discusses the importance of maintaining accurate records. It highlights the need for consistency and the potential consequences of errors. The text emphasizes that proper record-keeping is essential for legal and financial purposes.


2. The second part of the document provides a detailed overview of the current market conditions. It analyzes the impact of recent economic changes and offers insights into future trends. The author suggests that businesses should adapt their strategies to these changing circumstances to remain competitive.






VCS CART PINOUT

1 - GND	A - A7
2 - +5	B - A6
3 - A8	C - A5
4 - A9	D - A4
5 - A11	E - A3
6 - A10	F - A2
(D4) 7 - A11 A12 CS (A12)	H - A1
8 - D7	J - A0
9 - D6	K - D0
10 - D5	L - D1
(A12) 11 - D4	M - D2
12 - D3	N - GND



PADDLE BOARD

VCS CART










BILL OF MATERIAL

ITEM #	DESC	QUANTITY	PART #	REV #
1	SCHEMATIC	1	D-4010000501	0
2	PC BOARD	1	A-4090000501	0
3	VCS CON BOARD	1	A-4090000201	3
4	CUSTOM CHIP	1	A-5501000101	0 IC-1
5	6502	1	A-1320650201	0 IC-17
6	6821	1	A-1320682101	0 IC 18
7	128K ROM → 64K ROM	1	A-1350400101	0 IC-16
8	2016 RAM → 2 ← (4)	2	A-1340201601	0 IC-3,4,1
9	7805 REG	1	A-1245780501	0 IC-11
10	74LS157	3	A-1305015701	0 IC-5,6,7
11	74LS374	1	A-1305037401	0 IC-10
12	74LS00	1	A-1305000001	0 IC-20
13	4066	4	A-1315406601	0 IC-1,2,8
14	R 1K .25W	1	A-1001010201	0 R-6
15	R 10K .25W	4	A-1001010301	0 R-1 to 4
16	R 20K .25W	1	A-1001020301	0 R-7
17	R 330K .25W	1	A-1001033401	0 R-5
18	R- CAL	1	T B D	0 R-8
19	CAP 2200uF	1	A-1150222201	0 C-19
20	CAP 10uF	3	A-1140110001	0 C-16,29,
21	CAP 10pF	2	A-1120310001	0 C-23,24
22	CAP .002uF	1	A-1120320201	0 C-30
23	CAP .22uF	4	A-1101322401	0 C-12,13,
24	CAP .1uF	7	A-1120310401	0 C-5,14,1 C-27
25	CAP .01uF	19	A-1120310301	0 C-1-4,6- C-21,25,
26	DIODE 1N914	3	A-1202091401	0 CR1-3
27	PWR & CAS. JACK	3	A-0430000101	0 J1-3
28	44 PIN CONN	1	A-0400004401	0 C-1
29	KEYBOARD CONN	1	A-0440000101	0 C-2
30	SHIELD BOX	1	D-3000000301	1
31	SWITCH	1	A-0500000101	0 SW-1
32	HEAT SINK	1	A-1600000101	0
33	SCREW	1	A-0132100801	0
34	HEX NUT	1	A-0300003001	0
35	WASHER	1	A-0340003001	0
36	4 1 Mhz CRYSTAL	1	A-1501000101	0 Y-1
37	LINE FILTER	1	A-1440000101	0 T-1
38	FERR BEADS	33	A-1430000101	0 FB-1 TO
39	FLAT CABLE	2	A-2000002501	0 W-1,W-2
40	KEYBOARD	1	A-6100000101	0
41	CASE	1		
42	POWER SUPPLY USE	1	A-6000000101	0 PS-1
43	MOUNT SCREWS	12		
44	MANUAL	1		
45	PACKING MAT	1		


EXPANSION CONNECTOR (44 PIN FEMALE)

PIN	SIGNAL	FUNCTION
----	-----	-----
W	GR/W	Gated R/W output (for RAMs)--LSTTL
13	Ø2	Phase two output--MOS
19	CR/W	Buffered R/W (for I/O devices)--LSTTL
17	Res	Reset output--LSTTL
16	IRQ	Interrupt request input--MOS, 1ØK pull-up
15	NMI	Non-maskable interrupt input--MOS, 1ØK pull-up
18	RDY	Ready input--MOS, 1ØK pull-up
14	SYNC	Op-code sync output--MOS
C	A15	Address line 15--MOS (all)
D	A14	" " 14
E	A13	" " 13
F	A12	" " 12
H	A11	" " 11
J	A1Ø	" " 1Ø
K	A9	" " 9
L	A8	" " 8
M	A7	" " 7
N	A6	" " 6
P	A5	" " 5
R	A4	" " 4
S	A3	" " 3
T	A2	" " 2
U	A1	" " 1
V	AØ	" " Ø
2Ø	I/O	Low-active I/O select (\$9CØØ-\$9FFF)--MOS
3	CB2	PIA I/O or cassette output--MOS
4	CB1	PIA input or cassette input--MOS
21	RAM2	Low-active RAM select (\$1ØØØ-\$17FF)--MOS
Y	RAM3	Low-active RAM select (\$18ØØ-\$1FFF)--MOS
X	CROM	Low-active ROM select (\$AØØØ-\$BFFF)--MOS
5	D7	Data Line 7--MOS (all)
6	D6	" " 6
7	D5	" " 5
8	D4	" " 4
9	D3	" " 3
1Ø	D2	" " 2
11	D1	" " 1
12	DØ	" " Ø
2	+5V	(Total pins 2 and B: 15Ø mA MAX)
B	+5V	
1	GND	
22	GND	
A	GND	
Z	GND	

W



111
110



WHAT HAPPENS TO TTL AND CMOS
IF INPUT LEADS ARE
APPLIED WITH NO POWER?

IN FRODO SYSTEM

VD LINE SEE 1-LS LOAD OFF
1-4206 SWITCH OFF

VA LINES (VA0, VA4, VA6, VA8-VA10) ^{VA11} SEE: 1-LS LOAD OFF

VA² LINES (VA1, VA2, VA3, VA5, VA7, ~~VA8~~) SEE: 1-LS LOAD OFF

~~VA11 SEE: 1-LS LOAD OFF~~ 1-MOS LOAD OFF

VA12 SEES: 1-MOS LOAD OFF
1-10K RES. TO +5 OFF

IN BURR


NO POWER

364
8
512K
PMS

- VA0 - LS
- VA1 - LS, MOS
- VA2 - LS, MOS
- VA3 - LS, MOS
- VA4 - LS
- VA5 - LS
- VA6 - LS
- VA7 - LS
- VA8 - LS
- VA9 - LS
- VA10 - LS
- VA11 - LS
- VA12

ADD FLUP
L I I


- V06
- V01
- V02
- V03
- V04
- V05
- V06
- V07



FR000
DEVELOPMENT
SYSTEMS

ADDRESSES
EMULATOR #2

SOFTWARE



FR000 MIT
ADDRESSES


4/25/83

GRADUATE COST COMPARISON


DESCRIPTION	ORIGINAL BOM		PRESENT BOM	
	QUANTITY	COST	QUANTITY	COST
PC BOARD	1	3.00	1	3.00
POWER CONN	1	0.06	1	0.06
44 PIN CONN	1	0.50	1	0.50
24 PIN CONN	1	0.45	1	0.45
KEYBOARD CON	1	0.10	1	0.10
SHIELD BOX	2	0.24	*B 1	0.50
SWITCH	1	0.08	1	0.08
HEAT SINK	1	0.06	1	0.06
HT SINK HDWE	1	0.01	1	0.00
CRYSTAL	1	0.70	1	0.70
6502	1	2.15	1	2.15
(6520) 6821	1	1.50	1	1.15
ROM 64K	2	5.25	2	4.50
2016 RAM	4	8.00	4	8.00
7805 REGULAT	1	0.29	1	0.29
(74LS157/257	3	0.42	*B 1	0.54
FRODO	1	1.25	1	1.25
74LS374	1	0.30	1	0.30
74LS00	1	0.09	1	0.09
4066	4	0.56	*B 1	0.28
RESISTORS	7	0.04	9	0.04
CAP 2200MF	1	0.20	1	0.20
CAP 10MF	6	0.12	6	0.12
CAP 10PF	2	0.02	2	0.02
CAP .002MF	1	0.01	1	0.01
CAP .01MF	23	0.25	19	0.25
LINE FILTER	1	0.10	1	0.10
DIODE 1N914	1	0.01	*C 3	0.03
FERR BEADS	9	0.07	*B 45	0.34
FLAT CABLE	1	0.10	U 2	0.20
VCS CONN PCB	1	0.35	1	0.35
KEYBOARD	1	2.25	*K 1	3.25
CASE	1	1.60	1	1.60
POWER SUPPLY	1	1.30	*B 1	2.15
MOUNT SCREWS	12	0.01	12	0.01
MANUAL	1	0.10	1	0.10
PKG MATERIAL	1	0.50	1	0.50
BUBBLES			*B 1	
74LS04			1	0.14
74LS10			U 1	0.14
74LS74			*B 1	0.15
CAP .22MF			U 4	0.16
CAP .1MF			*B 5	0.15
CAP 330PF			U 1	0.01
CASSETTE JAK			*C 2	0.16
BOTTOM PLATE			U 1	0.20
TRIM RESISTO			*B 1	0.02
		32.04		34.40

NOTE: *B=BUBL; *C-CASS; *K=KYBD; U=USI


SWITCH AIS, A14 INTO FRUDDO CHIP
CS OF BK ROM GOES TO AIS



0000 - 07FF	2K RAM
0800 - 3FFF	14K EXPANSION
4000 - 47FF	2K SRAM
4800 - 4FFF	2K VCS ROM
5000 - 57FF	2K LNK
5800 - 5FFF	2K I/O
6000 - 7FFF	8K CROM
8000 - 9FFF	8K OSROM IMAGE
A000 - BFFF	8K OSROM IMAGE
C000 - DFFF	8K OSROM IMAGE
E000 - FFFF	8K OSROM




28-PIN
CARTRIDGE
CONNECTOR




VCS

24-PIN CONNECTOR





MEMORY
 0000 - 0FFF
 1000 - 7FFF
 (1000-17
 (1800-1F
 8000 - 8FFF
 9000 - 97FF
 9800 - 9BFF
 9C00 - 9FFF
 A000 - BFFF
 C000 - FFFF




CONTRACT NO.


19 GRW
5 ϕ_2





IC-21
6502 MPU
RES
 ϕ_2
 ϕ_0






IC-22 74150
330K
1.0 MHz
Y1





IC-20
2764
EPROM
(C000-
DFFF)



EXPANSION CONNECTOR (44-PIN FEM)







* HOW TO WORK BANKING INFO INTO FRODO?
~~* HOW TO TELL WILMA THAT IT SHOULD DRIVE DATA TO VCS (IF VCS IS WORKING INTERNALLY)~~
~~* NEED ROM CS FOR EXPANSION PORT~~

$$\begin{aligned}
 CROM &= \overline{SREN} \cdot A14 \cdot \dots \cdot CPU\ ADDR \\
 &+ \\
 &SREN \cdot \overline{VROM} \cdot \dots \\
 &+ \\
 &SREN \cdot \overline{VROM} \cdot \dots \cdot CPU\ ADDR
 \end{aligned}$$

NOTE: VCS CAN ADDRESS 16K BYTES OF ROM
CONTIGUOUS
 (4 BANKS OF 4K BYTES)
 OR 4K OF SHARED RAM:

TRIGGER ADDRESSES:

	A13	A12
ADDR 1 -	0	0
ADDR 2 -	0	1
ADDR 3 -	1	0
ADDR 4 -	1	1
ADDR 5 -	RAM	

DELETED	1-20	374	
	3-16	157	
	4-14	4086	
	1-14	74LS00	
	138	$\Delta = -10$	
	1-28	ROM	
	1-16	DECODER	
	<hr/>		
	182		

ADDED	1-40
	1-28
	3-20
	<hr/>
	128
	38

$$\Delta = -54$$

