VIVIAN1.ASG

INTEROFFICE MEMO JANUARY 8, 1984 FROM: AKIO TANAKA

TO:

COPIES: GEORGE NELSON

DON TEISER

SUBJECT: INITIAL VIVIAN CHIP PARTS ESTIMATE

The following is a minimal parts estimate for the internals of the $$\operatorname{\textsc{VIVIAN}}$$ chip. Note that the interface block (page 1) and $\operatorname{\textsc{control}}$

block (page 2) are both 'one time' only real estate requirements while the associative array and attributes block (page 3) can be repeated up to 16 times. I would like your evaluation of the die size for a 16 associative array VIVIAN chip as described.

Also estimate should be made on the 10 bit associtive array with the associated masking and attribute circuitry so one can reduce the die be scaling back on the number of chip selects.

VIVIAN1.ASG PAGE 1 OF 5

INTERFACE BLOCK		QTY	DESCRIPTION
ADDRESS INPUT		8	8-BIT LATCH
RAS* INPUT/OUTPUT	16	DRIVE	R (4 TTL LOADS)
CAS OUTPUT	1	DRIVE	R (4 TTL LOADS)
ADDRESS MUX OUTPUT		1	DRIVER (4 TTL LOADS)
PROCESSOR WRITE OUTPUT		2	DRIVER (6 TTL LOADS)
PROCESSOR WRITE INPUT	1	1	GATE
DATA INPUT	4	4-BIT	LATCH
CLOCK INPUT	1	8.87	MHz (PAL)
Vcc	1	+5 VC	LTS
Vss	1	GROUN	TD .

40

TOTAL

PENNY1.ASG PAGE 2 OF 5

CONTROL BLOCK		~	DESCRIPTION
MACRO CONTROL MACHINE			D-FLIP-FLOPS WITH CLEAR UT NAND GATES
DATA ADDRESS MAPS	32	6-BIT	SIMPLE LATCHES
MEMORY ACCESS MACHINE	8		D-FLIP-FLOPS WITH CLEAR UT NAND GATES
SELECT/MUX CONTROL	8	_	D-FLIP-FLOPS WITH CLEAR UT NAND GATES
INVERT SWITCH		32	1-BIT SIMPLE LATCHES
QUAD 4-BIT BIN-POLY CO	NVERTE	lR.	64 2-INPUT NAND GATES
PROCESSOR WRITE LOGIC		3	2-INPUT NAND GATES
COMPOSITE SYNC DETECTO		(450 D-FLI	1 DYNAMIC MEMORY CELL ns DECAY TIME) P-FLOP WITH CLEAR & PRESET UT NAND GATES
HSYNC GENERATOR		2	2-INPUT NAND GATES
SCREEN ENABLE LOGIC	1	D-FLI	D-FLIP-FLOPS WITH CLEAR P-FLOP WITH PRESET UT NAND GATES
MISCELLANEOUS		5%	EXTRA STUFF I FORGOT

(GATES, ETC.)

VIVIAN1.ASG PAGE 3 OF 5

ASSOCIATIVE	BLOCK	QTY	DESCRIPTION

MACRO CONTROL MACHINE 12	3 D-FLIP-FLOPS WITH CLEAR 2-INPUT NAND GATES
PARAMETER SERVICE MACHINE 16	4 D-FLIP-FLOPS WITH CLEAR 2-INPUT NAND GATES
DATA SERVICE MACHINE 8	2 D-FLIP-FLOPS WITH CLEAR 2-INPUT NAND GATES
SERVICE PRIORITIZATION	24 2-INPUT NAND GATES
MISCELLANEOUS	5% EXTRA STUFF I FORGOT (GATES, ETC.)

VIVIAN1.ASG PAGE 4 OF 5

]	BUSSES	QTY DESCRIPTION
	DATA IN	16 DRIVEN (8.87 MHz) UNIDIRECTIONAL 16 INPUTS PER PERCEPT 16 OUTPUTS FROM CONTROL
,	CLOCK IN 1	DRIVEN (8.87 MHz) 1 INPUT PER PERCEPT 1 OUTPUT FROM CONTROL
<u>:</u>	HSYNC (CLEAR)	1 DRIVEN (225 ns) 1 INPUT PER PERCEPT 1 OUTPUT FROM CONTROL
ı	 TOTAL INTERNAL BUS LINES	86

This is option 1.

This is option 2.

This is option 3.

